




**PROBLEM 3 (12 PTS)**

- Given two 4-bit unsigned numbers  $A, B$ , sketch the circuit that computes  $|A - B| \times 4$ . For example:  $A = 0011, B = 1010 \rightarrow |A - B| = 7, |A - B| \times 4 = 28$ . You can only use full adders and logic gates. Make sure your circuit avoids overflow.

$A = a_3a_2a_1a_0, B = b_3b_2b_1b_0$

$A, B \in [0,15] \rightarrow A, B$  require 4 bits in unsigned representation. However, to get the proper result of  $A - B$ , we need to use the 2C representation, where  $A, B$  require 5 bits in 2C.

- $X = A - B \in [-15,15]$  requires 5 bits in 2C. Thus, we need to zero-extend  $A$  and  $B$  to convert them to 2C representation.
- $|X| = |A - B| \in [0,15]$  requires 5 bits in 2C. Thus, the second operation  $0 \pm X$  only requires 5 bits.
  - If  $x_4 = 1 \rightarrow X < 0 \rightarrow$  we do  $0 - X$ .
  - If  $x_4 = 0 \rightarrow X \geq 0 \rightarrow$  we do  $0 + X$ .
- $R = |A - B| \times 4 \in [0,60]$  requires 7 bits in 2C. Note that the MSB is always 0. The unsigned result only require 6 bits.



**PROBLEM 4 (18 PTS)**

- a) Perform the following additions and subtractions of the following unsigned integers. Use the fewest number of bits  $n$  to represent both operators. Indicate every carry (or borrow) from  $c_0$  to  $c_n$  (or  $b_0$  to  $b_n$ ). For the addition, determine whether there is an overflow. For the subtraction, determine whether we need to keep borrowing from a higher byte. (6 pts)

✓  $51 + 27$

✓  $19 - 42$

$$\begin{array}{r} \overset{c_4}{1} \overset{c_3}{1} \overset{c_2}{0} \overset{c_1}{0} \overset{c_0}{0} \\ 51 = 0 \times 33 = \quad 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ + \\ 27 = 0 \times 1B = \quad 0 \ 1 \ 1 \ 0 \ 1 \ 1 \end{array}$$

Overflow!  $\rightarrow 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$

Borrow out!  $\rightarrow \overset{b_6}{0} \overset{b_5}{0} \overset{b_4}{0} \overset{b_3}{0} \overset{b_2}{0} \overset{b_1}{0} \overset{b_0}{0}$

$$\begin{array}{r} 19 = 0 \times 13 = \quad 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ - \\ 42 = 0 \times 2A = \quad 1 \ 0 \ 1 \ 0 \ 1 \ 0 \end{array}$$

$1 \ 0 \ 1 \ 0 \ 0 \ 1$

- b) Perform the following operations, where numbers are represented in 2's complement. Indicate every carry from  $c_0$  to  $c_n$ . For each case, use the fewest number of bits to represent the summands and the result so that overflow is avoided. (8 pts)

✓  $127 - 76$

✓  $-69 - 97$

$n = 8$  bits

$$\overset{c_7}{1} \overset{c_6}{1} \overset{c_5}{1} \overset{c_4}{1} \overset{c_3}{1} \overset{c_2}{1} \overset{c_1}{1} \overset{c_0}{1}$$

$c_9 \oplus c_8 = 0$   
No Overflow

$$\begin{array}{r} 127 = 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ + \\ -76 = 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \end{array}$$


---

$51 = 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1$   
 $127 - 76 = 51 \in [-2^7, 2^7-1] \rightarrow$  no overflow

$n = 8$  bits

$$\overset{c_8}{1} \overset{c_7}{1} \overset{c_6}{0} \overset{c_5}{0} \overset{c_4}{1} \overset{c_3}{1} \overset{c_2}{1} \overset{c_1}{1} \overset{c_0}{0}$$

$c_7 \oplus c_6 = 1$   
Overflow!

$$\begin{array}{r} -69 = 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ + \\ -97 = 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \end{array}$$


---

$0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0$   
 $-69 - 97 = -166 \notin [-2^7, 2^7-1] \rightarrow$  overflow!

To avoid overflow:  $n = 9$  bits (sign-extension)


$c_9 \oplus c_8 = 0$   
No Overflow

$$\begin{array}{r} -69 = 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ + \\ -97 = 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \end{array}$$


---

$-166 = 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0$   
 $-69 - 97 = -166 \in [-2^8, 2^8-1] \rightarrow$  no overflow



- c) Get the multiplication result of the following numbers that are represented in 2's complement arithmetic with 4 bits. (4 pts)  
✓  $-7 \times 5$ .



**PROBLEM 5 (10 PTS)**



- Given the following circuit, complete the timing diagram (signals *DO* and *DATA*).  
The LUT 4-to-4 implements the following function:  $OLUT = \lceil \sqrt{ILUT} \rceil$ . For example:  $ILUT = 1100 \rightarrow OLUT = 0100$

Input data to LUT is treated as an unsigned number.




**PROBLEM 6 (15 PTS)**

- a) We want to design a circuit that determines whether two 2-bit numbers  $A = a_1a_0, B = b_1b_0$  are equal:  $f = 1$  if  $A = B, f = 0$  if  $A \neq B$ . Sketch this circuit using logic gates. (4 pts)



- b) Implement the previous circuit using ONLY 2-to-1 MUXs (AND, OR, NOT, XOR gates are not allowed). (11 pts)


$$\begin{aligned}
 f(a_1, b_1, a_0, b_0) &= (\overline{a_1 \oplus b_1})(\overline{a_0 \oplus b_0}) \\
 f &= \overline{a_1}f(0, b_1, a_0, b_0) + a_1f(1, b_1, a_0, b_0) = \overline{a_1}(\overline{b_1}(\overline{a_0 \oplus b_0})) + a_1(b_1(\overline{a_0 \oplus b_0})) = \overline{a_1}g(b_1, a_0, b_0) + a_1h(b_1, a_0, b_0) \\
 g(b_1, a_0, b_0) &= \overline{b_1}(\overline{a_0 \oplus b_0}) + b_1(0) \\
 h(b_1, a_0, b_0) &= \overline{b_1}(0) + b_1(\overline{a_0 \oplus b_0}) \\
 t(a_0, b_0) &= (\overline{a_0 \oplus b_0}) = \overline{a_0}(\overline{b_0}) + a_0(b_0) \\
 \text{Also: } \overline{b_0} &= \overline{b_0}(1) + b_0(0)
 \end{aligned}$$



PROBLEM 7 (15 PTS)

- Complete the timing diagram of the following circuit. The VHDL code (tst.vhd) corresponds to the shaded circuit.

$$d = d_1d_0, w = w_1w_0, r = r_2r_1r_0, y = y_3y_2y_1y_0$$



```

library ieee;
use ieee.std_logic_1164.all;
entity tst is
  port (d: in std_logic_vector(1 downto 0);
        r: out std_logic_vector(2 downto 0)
        u: in std_logic);
end tst;

```

```

architecture bhv of tst is
begin
  process (d, u)
  begin
    r <= '0' & d;
    if u = '1' then
      r <= d & '1';
    end if;
  end process;
end bhv;

```

